
...the world's most energy friendly microcontrollers
20.4 Register Map
The offset register address is relative to the registers base address.
Offset
Name
Type
RW
R
RW
RW
R
W1
W1
RW
RW
R
Description
20.5 Register Description
20.5.1 RTC_CTRL - Control Register (Async Reg)
For more information about Asynchronous Registers please see Section 5.3
(p. 18) .Offset
0x000
Reset
Access
Name
Bit Position
Bit
Name
Reset
Access
Description
31:3
Reserved
To ensure compatibility with future devices, always write bits to 0. More information in Section 2.1
(p. 3)2
COMP0TOP
0
RW
Compare Channel 0 is Top Value
When set, the counter is cleared in the clock cycle after a compare match with compare channel 0.
Value
0
1
Mode
DISABLE
ENABLE
Description
The top value of the RTC is 16777215 (0xFFFFFF)
The top value of the RTC is given by COMP0
1
DEBUGRUN
0
RW
Debug Mode Run Enable
Set this bit to enable the RTC to keep running in debug
Value
0
1
Description
RTC is frozen in debug mode
RTC is running in debug mode
0
EN
0
RW
RTC Enable
When this bit is set, the RTC is enabled and counts up. When cleared, the counter register CNT is reset.
2011-04-12 - d0001_Rev1.10
282
www.energymicro.com